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The electrical properties of metal-oxide-semiconductor capacitors incorporating atomic layer
deposited Al2O3 on n-type and p-type In0.53Ga0.47As were investigated. A clear minority carrier
response was observed for both n-type and p-type Au/Ni/Al2O3/In0.53Ga0.47As devices following
an optimized ammonium sulfide (NH4)2S treatment. Capacitance-voltage and conductance-voltage
measurements performed at varying temperatures allowed an Arrhenius extraction of activation
energies for the minority carrier response, indicating a transition from a generation-recombination
regime to a diffusion controlled response.VC 2011 American Institute of Physics.
[doi:10.1063/1.3663535]
In order to continue complementary metal oxide semi-
conductor (CMOS) development, III-V channel layers such as
In0.53Ga0.47As, in combination with gate oxides such as
Al2O3, are under investigation. To date, very few studies in
the literature have demonstrated true minority carrier behav-
iour on either n-type or p-type In0.53Ga0.47As. In the case of
n-type In0.53Ga0.47As, a capacitance voltage (CV) response at
negative gate bias consistent with mid-gap interface states is
typically observed, regardless of the gate oxide or passivation
method employed.1–7 In the case of p-type In0.53Ga0.47As, at
positive gate bias, CV characteristics consistent with a mid-
gap interface state response have been observed.8–11 Recently,
Trinh et al.12 and Lin et al.7 presented CV responses consist-
ent with true minority carrier behaviour for n-In0.53Ga0.47As
and p-In0.53Ga0.47As, respectively. In this work, we report on
a study of the minority carrier response of both n-type and
p-type In0.53Ga0.47As metal-oxide-semiconductor (MOS)
devices formed using an optimized 10% ammonium sulfide
((NH4)2S) treatment.
11,13 The temperature dependent CV and
GV responses are analyzed using an Arrhenius relationship to
determine activation energies following the procedure
described by Nicollian and Brews for SiO2/Si devices.
14
The In0.53Ga0.47As epitaxial layers used in this work were
either (1) 2lm n-type In0.53Ga0.47As (S at 41017 cm3)
grown by metalorganic-vapour-phase-epitaxy (MOVPE) on
n-doped (S at 2  1018 cm3) InP(100) wafers or (2) 2lm
p-type In0.53Ga0.47As (Zn at 4  1017 cm–3) grown by
MOVPE on p-doped (Zn at 2  1018 cm–3) InP(100) wafers.
In0.53Ga0.47As surfaces were initially rinsed for 1min each in
acetone, methanol, and isopropanol. (NH4)2S concentrations
of 10% in deionised H2O were used (20min, 295K). These
optimized passivation parameters were determined from pre-
vious physical and electrical studies.11,13 The Al2O3 layers
(8 nm) were grown by atomic layer deposition (ALD) at
300 C (Cambridge NanoTech, Fiji F200LLC), using alternat-
ing pulses of TMA (Al(CH3)3) and H2O. Samples were loaded
to the ALD reactor within 3min after removal from the
(NH4)2S solution. Finally, gate contacts 160 nm thick were
formed by e-beam evaporation of Ni (70 nm), and Au
(90 nm), using a lift-off process. Electrical measurements
were recorded using an Agilent E4980A and were performed
on-wafer in a microchamber probe station (Cascade, Summit
12971B) in a dry air, dark environment (dew point 203K).
The CV responses at room temperature (295K) with ac
signal frequencies from 20Hz to 1MHz for the n-type and
p-type Au/Ni/Al2O3/In0.53Ga0.47As devices are shown in
Figs. 1(a) and 1(b), respectively. The CV response for the
passivated n-In0.53Ga0.47As device exhibits a small peak due
to a mid-gap interface state response around 0.6 Vgate to
1 Vgate. The CV is seen to pass through this interface defect
feature and then rise to a plateau over the remaining bias
range, with this latter behaviour being consistent with a true
minority carrier response.14 This is in marked contrast to the
frequency dispersion typically observed in the literature for
FIG. 1. (Color online) Multifrequency CV (20Hz to 1MHz, 295K) for (a)
n-type and (b) p-type Au/Ni/Al2O3/In0.53Ga0.47As devices (optimum 10%
(NH4)2S treatment, 3min ALD transfer). The dispersion in accumulation
is relatively low for both the n-type and p-type In0.53Ga0.47As devices, par-
ticularly given that the measurement is over an extended frequency range of
20Hz to 1MHz. The theoretical Cmin is 0.00185F/m2 and 0.00182F/m2
for the n-type and p-type devices, respectively, calculated using the nominal
In0.53Ga0.47As doping of 4 1017 cm3. The p-In0.53Ga0.47As device
received a 275 C forming gas anneal (5% H2:95% N2, 30min).
a)Author to whom correspondence should be addressed. Electronic mail:
eamon.oconnor@tyndall.ie.
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n-type In0.53Ga0.47As,
1–7 where broad peaks associated with
an interface state response are observed in the CV at nega-
tive gate bias, irrespective of the gate oxide or passivation
method employed. This indicates that the mid-gap Dit is suf-
ficiently low in the optimized 10% (NH4)2S (3min ALD
transfer time) samples analysed in this study to allow move-
ment of the Fermi level through the mid-gap interface defect
within the bias range applied. The transit time between
extraction from the (NH4)2S solution and entry to the ALD
chamber is critical. For identical device structures with an
increased exposure time of 7min between the (NH4)2S sur-
face treatment and loading to the ALD chamber, the CV
responses are dominated by a higher midgap Dit response,
11
and the plateau region in the CV is not observed. In the case
of the p-type device in Fig. 1(b), the CV is also observed to
pass through a peak associated with a Dit response before
plateauing at positive gate bias, the latter being consistent
with a true minority carrier response. It is also significant
that the measured minimum capacitance at 1MHz (red
curves in Fig. 1(a) and 1(b)) for these n-type and p-type devi-
ces both reach the theoretical minimum capacitance. This is
a strong indication that the Fermi level has been swept to the
opposite band edge8 in both cases. It is noted that the leakage
current densities are low (<6  10–7 A/cm2) over the entire
bias range examined for both n- and p-type samples.
Figures 2(a) and 2(b) show Gp/x versusx curves for these
n-type and p-type samples, respectively, obtained using the
Conductance Method.14,15 Previous work demonstrated that a
Dit peak existed near mid-gap for similar In0.53Ga0.47As device
structures.11 A comparable energy level was therefore chosen
in order to estimate the midgap Dit for the samples in the cur-
rent work. In the case of the n-type devices, the peak Dit at
Evþ 0.4 eV is 9  1011 cm2 eV1, while for the p-type
device, the peak Dit at Evþ 0.4 eV is 6  1011 cm2 eV1,
derived using the Gp/x curve peaks and profiles. It is important
to stress that this is primarily useful here only as a qualitative
estimation of the Dit. The minority carrier response observed
for these devices renders application of conventional Dit
extraction techniques such as the Conductance Method prob-
lematic, and makes it very difficult to accurately quantify Dit.
16
The 30 kHz CV and GV responses as a function of tem-
perature (T) for the optimized 10% (NH4)2S passivated
(3min ALD transfer) n-type Au/Ni/Al2O3/In0.53Ga0.47As
device are plotted in Figures 3(a) and 3(b), respectively. The
CV exhibits a similar behaviour to the multi-frequency plots
in Fig. 1(a). The capacitance goes through a small peak asso-
ciated with a mid-gap interface state response 0.6 Vgate
before rising to a plateau over the remaining bias range. The
conductance mirrors this behaviour, exhibiting a peak due to
interface states in the gate bias range 0.4V to 0.8V
before rising and plateauing over the gate bias range 1.5V
to 4V. Furthermore, this is very similar to the CV and
GV behaviour versus temperature reported for a SiO2/n-Si
MOSCAP in inversion.14 In particular, both the CV and GV
plateau at negative gate bias. Moreover, the conductance
response of the minority carriers in inversion for an MOS ca-
pacitor exhibits a specific behaviour, where at a fixed ac sig-
nal frequency, the conductance increases to a maximum
value and then subsequently decreases with any further
increase in temperature.14 This characteristic is observed for
the n-In0.53Ga0.47As device in Figure 3(b), over the gate bias
range 1.5V to 4V, where open symbols are used to high-
light the decrease in conductance for temperatures in excess
of 20 C.
There are three possible sources of minority carriers:14
(1) diffusion of minority carriers from the semiconductor
bulk; (2) generation and recombination of minority carriers
through mid-gap defects in the depletion region; (3) supply
of minority carriers from an external source beyond the gate,
e.g., peripheral charge induced by device processing steps. A
peripheral charge effect would result in an area dependence
of the minority carrier CV response and would be observed
on one substrate doping polarity and not the other. In the cur-
rent samples, the minority carrier response is observed over
both n-type and p-type In0.53Ga0.47As and does not vary with
area, thus ruling out any contribution of peripheral or exter-
nal charge effects. This leaves (1) and (2) above as the
remaining sources for the minority carrier response.
The activation energy (EA) of the minority carrier
response will be half the bandgap energy (EG) for a genera-
tion recombination process and will be equal to EG for a dif-
fusion controlled regime. By calculating the parallel
inversion conductance (GI), extracted from the measured
conductance (Gm) and capacitance (Cm) using Eq. (1), and
plotting versus 1/T, the activation energies can be obtained
from the resulting Arrhenius plot.14,16,17 Gm and Cm are
taken at a Vgate of 4V for the n-type device and at a Vgate
FIG. 2. (Color online) Gp/x versus x curves (at Vgate  0.6V, equivalent
to Evþ 0.4 eV) for (a) n-type and (b) p-type Au/Ni/Al2O3/In0.53Ga0.47As
devices. Dit was extracted from Gp/x versus x profiles using the Conduct-
ance Method;14 n¼ 3; fD(rs)  0.37; np(rs) 2.17.
FIG. 3. (Color online) 30 kHz CV and GV responses as a function of tem-
perature (T) (50 C to 110 C), for an n-type Au/Ni/Al2O3/In0.53Ga0.47As
device (optimum 10% (NH4)2 S treatment, 3min ALD transfer). Open
symbols are used in (b) to highlight the decrease in Gm for T> 20
C.
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of 2.8V for the p-type device. In the equation below, x is
the angular frequency, so¼Cox/Gm and sm¼Cm/Gm, Cox
being the oxide capacitance,14
GI ¼ x
2Coxsoð1þ x2sm2Þ
x2so2 þ ½x2smðso  smÞ  12
: (1)
The Arrhenius plots for the n-type and p-type In0.53Ga0.47As
devices examined in this work are shown in Figures 4(a) and
4(b), respectively. In both cases, there is a clear change in
the slope of GI versus 1/T. For the n-In0.53Ga0.47As device,
at lower temperature, an EA of approximately 0.31 eV is
obtained from curve (a), which is close to half the bandgap
(0.37 eV) for In0.53Ga0.47As, indicating a generation-
recombination regime. At higher temperatures, an EA lower
than EG is obtained from curve (b). However, this discrep-
ancy can be removed following the correction procedure
employed in Ref. 14. This subtracts the contribution of
depletion layer generation and recombination at higher tem-
perature and is performed by subtracting the extrapolated
values of curve (a) from curve (b), yielding curve (c). This
now yields an EA of 0.67 eV, which is close to the EG of
In0.53Ga0.47As (0.74 eV), indicating a transition to a diffu-
sion controlled minority carrier response. A discrepancy of
0.07 eV is not unreasonable given that a similar deviation
of EA from EG has been reported for a SiO2/Si MOS de-
vice.14 For the p-type device, at lower temperature curve (d)
yields an EA of 0.37 eV, approximately equal to EG/2, indi-
cating a generation-recombination regime. At higher tempera-
ture, curve (f) is obtained following the correction procedure
described earlier. This yields an EA of 0.76 eV, very close to
EG, indicating a transition to a diffusion regime. The tempera-
ture where the regime changes from generation-recombination
to diffusion is known as the transition temperature (Tt). In the
analysis performed for a SiO2/Si device, this Tt corresponds
with the temperature where the maximum Gm occurs,
14 which
is also observed for these In0.53Ga0.47As devices, see Fig 4
insets.
The transition frequency (fm) is defined
14 as occurring
where the capacitance in inversion is half way between the
highest capacitance measured at low frequency, and the low-
est capacitance measured at high frequency. A calculation of
the minority carrier response time (sr)
14 for the devices in this
study (at 295K) yields a sr-n of 1.8ls for n-In0.53Ga0.47As,
and a sr-p of 51.5ls for p-In0.53Ga0.47As. These correspond to
transition frequencies of 25 kHz and 660Hz for the n-type and
p-type devices, respectively (open symbol plots in Fig. 1(a)
and 1(b)). The transition frequency is also defined14 as the fre-
quency for which the measured conductance (Gm) in inversion
is a maximum. For the In0.53Ga0.47As devices in this study Gm
(not shown) is also at a maximum value at the transition fre-
quencies of 25 kHz (n-type) and 660Hz (p-type).
In summary, a clear minority carrier response was
observed for both n-type and p-type Au/Ni/Al2O3/
In0.53Ga0.47As MOS devices following an optimized
(NH4)2S treatment with minimal ambient exposure pre-
ALD. An extraction of activation energies for the minority
carrier response indicated a transition from a generation-
recombination regime to a diffusion controlled response, for
both n-type and p-type devices. These observations are con-
sistent with a Dit which is sufficiently reduced for these n-
type and p-type devices to permit the Fermi level to be swept
across the In0.53Ga0.47As band gap.
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